

## Section I (Amendment to the Claims)

A listing of claims 1-52 of the present application, which are amended herein with markings to show changes made, is provided below:

1. (Currently amended) A process for fabricating a complementary metal oxide semiconductor (CMOS) structure comprising:

providing a plurality of polySi gates overlying a semiconductor substrate, each polySi gate comprises a dielectric cap located on an upper surface thereof, wherein said dielectric cap comprises a first dielectric material;

forming silicided source/drain regions in the semiconductor substrate;

forming a planarized dielectric stack on the semiconductor substrate, wherein said dielectric stack comprises a first, lower dielectric layer and a second, upper dielectric layer, wherein the first, lower dielectric layer comprises the first dielectric material, and wherein the second, upper dielectric layer comprises a second, different dielectric material;

planarizing the dielectric stack to remove an upper portion of the second, upper dielectric layer;

performing an etching process to selectively remove the first, lower dielectric layer and the dielectric cap against the second, upper dielectric layer to thereby expose only an upper surface of each polySi gate, wherein the exposed upper surface of each polySi gate is below an upper surface of the second, upper dielectric layer; and

performing a salicide process which converts each polySi gate to a metal silicide gate, wherein each metal silicide gate has substantially the same height, is composed of the same silicide phase, and has substantially the same workfunction for the same polySi ion implant conditions.

2. (Original) The method of Claim 1 wherein the plurality of polySi gates are formed atop a gate dielectric.

3. (Original) The method of Claim 1 wherein the plurality of polySi gates are formed by deposition, lithography and etching.
4. (Original) The method of Claim 1 wherein the dielectric cap is composed of a nitride.
5. (Original) The method of Claim 1 wherein the step of providing the plurality of polySi gates includes the formation of at least one spacer on each exposed sidewall of the polySi gates.
6. (Original) The method of Claim 5 wherein the at least one spacer includes a first spacer and a second spacer, wherein the first spacer has a thickness that is narrower than the second spacer.
7. (Original) The method of Claim 1 wherein the step of forming the silicided contacts on source/drain regions comprises depositing a metal atop the semiconductor substrate, and performing a salicide process.
8. (Original) The method of Claim 7 wherein the metal comprises Ti, Ta, W, Co, Ni, Pt, Pd or alloys thereof.
9. (Original) The method of Claim 8 wherein the metal is Co, Ni or Pt.
10. (Original) The method of Claim 7 wherein the salicide process comprises a first anneal, a selective etching step and optionally a second anneal.
11. (Original) The method of Claim 7 further comprising forming a layer of silicon atop the semiconductor substrate prior to metal deposition.
12. (Currently amended) The method of Claim 1 wherein the ~~step of forming a planarized dielectric stack comprises deposition and planarization first dielectric material is a nitride, and wherein the second, different dielectric material is an oxide.~~

13. (Currently amended) The method of Claim 1 wherein the step of ~~forming a planarized dielectric stack comprises forming an etch stop layer, forming an interlevel dielectric and planarizing the interlevel dielectric comprises chemical mechanical polishing.~~

14. (Original) The method of Claim 1 wherein the etching process comprises a reactive ion etch step.

15. (Original) The method of Claim 1 wherein the salicide process comprises depositing a blanket silicide metal layer atop the at least the exposed upper surface of each polySi gate, first annealing to cause total or partial consumption of the polySi gates, selective etching non-reacted silicide metal and optionally performing a second anneal.

16. (Original) The method of Claim 15 wherein the silicide metal comprises Ti, Ta, W, Co, Ni, Pt, Pd or alloys thereof.

17. (Original) The method of Claim 16 wherein the silicide metal is Co, Ni or Pt.

18. (Original) The method of Claim 15 the first anneal is performed at a temperature from about 350° to about 550°C.

19. (Original) The method of Claim 15 wherein the optional second anneal is performed at a temperature from about 600°C to about 800°C.

20. (Withdrawn) A CMOS structure comprising;  
a plurality of silicided metal gates located atop a surface of a gate dielectric, each of the silicided metal gates is composed of the same silicide phase, has substantially the same height, and has substantially the same workfunction for the same polySi ion implant conditions regardless of the dimension of the silicided metal gate.

21. (Withdrawn) The CMOS structure of Claim 20 wherein the silicided metal gates comprise a metal selected from the group consisting of Ti, Ta, W, Co, Ni, Pt, Pd and alloys thereof.
22. (Withdrawn) The CMOS structure of Claim 21 wherein the metal is Co, Ni or Pt.
23. (Withdrawn) The CMOS structure of Claim 20 further comprising a gate dielectric located between each silicided metal gate and the semiconductor substrate.
24. (Withdrawn) The CMOS structure of Claim 23 wherein the gate dielectric comprises  $\text{SiO}_2$ ,  $\text{SiO}_x\text{N}_y$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{La}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{SrTiO}_3$ ,  $\text{LaAlO}_3$ , silicates or combinations thereof.
25. (Withdrawn) The CMOS structure of Claim 20 further comprising silicided source/drain regions adjoining each silicided metal gate.
26. (Withdrawn) The CMOS structure of Claim 20 wherein each silicided metal gate comprises  $\text{CoSi}_2$ ,  $\text{PtSi}$  or  $\text{NiSi}$ .
27. (Withdrawn) The CMOS structure of Claim 20 wherein at least one spacer is located on sidewalls of each of the silicided metal gates.
28. (Withdrawn) The CMOS structure of Claim 27 wherein the at least one spacer includes a first narrow spacer and a second wider spacer.
29. (Withdrawn) The CMOS structure of Claim 20 wherein the silicide gates include a dopant selected from the group consisting of As, P, B, Sb, Bi, In, Al, Ga, Tl and mixtures thereof, the dopant changes the workfunction of the silicided metal gate.
30. (Withdrawn) A method of forming a CMOS structure having silicide contacts comprising the step of:

providing a structure comprising a plurality of polySi gates overlying a semiconductor substrate;

depositing a silicide metal atop the structure including the polySi gates and the semiconductor substrate;

forming a recessed, reflow material between each polySi gate;

removing silicide metal from atop each of the polySi gates;

removing the recessed, reflow material; and

annealing the structure so as to form silicide contact regions between each of the polySi gates.

31. (Withdrawn) The method of Claim 30 wherein the silicide metal comprises Ti, Ta, W, Co, Ni, Pt, Pd or alloys thereof.

32. (Withdrawn) The method of Claim 31 wherein the metal is Co, Ni or Pt.

33. (Withdrawn) The method of Claim 30 wherein the recessed, reflow material comprises an antireflective coating or a spin-on dielectric.

34. (Withdrawn) The method of Claim 30 wherein the forming the recessed, reflow material comprises deposition and optional etching.

35. (Withdrawn) The method of Claim 30 wherein the removing the silicide metal comprises a wet etching process.

36. (Withdrawn) The method of Claim 30 wherein the annealing includes at least a first annealing step which is performed at a temperature from about 300°C to about 600°C.

37. (Withdrawn) The method of Claim 36 further comprising an optional second annealing step which is performed at a temperature from about 600°C to about 800°C

38. (Withdrawn) The method of Claim 30 further comprising forming silicide metal gates by depositing and planarizing a capping bilayer comprising SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>; performing an optional wet etch process to remove SiO<sub>2</sub>; performing a selective RIE process to remove Si<sub>3</sub>N<sub>4</sub> atop the gate; forming a silicide metal on the gate; and performing a salicide process.

39. (Withdrawn) A method of forming a CMOS structure having silicide contacts comprising the step of:

providing a structure comprising a plurality of polySi gates overlying a semiconductor substrate;

forming a bilayer layer comprising a metal-containing layer and a capping layer atop the structure including the polySi gates and the semiconductor substrate;

forming a planarizing material on the semiconductor substrate;

exposing the metal-containing layer atop each polySi gate;

removing the metal-containing layer from atop each polySi gate;

planarizing the planarizing material; and

annealing the structure so as to form silicide contact regions between each of the polySi gates.

40. (Withdrawn) The method of Claim 39 wherein the metal-containing layer comprises Ti, Ta, W, Co, Ni, Pt, Pd or alloys thereof.

41. (Withdrawn) The method of Claim 40 wherein the metal-containing layer is Co, Ni or Pt.

42. (Withdrawn) The method of Claim 39 wherein the capping layer comprises TiN, W or Ti.

43. (Withdrawn) The method of Claim 39 wherein the planarizing material comprises a photoresist or a low temperature oxide.

44. (Withdrawn) The method of Claim 39 wherein the exposing comprises chemical mechanical polishing of the planarizing material and etching of the capping layer.

45. (Withdrawn) The method of Claim 39 wherein the removing of the metal-containing silicide metal from atop each polySi gate includes a wet etching process.

46. (Withdrawn) The method of Claim 39 wherein the annealing includes at least a first annealing step which is performed at a temperature from about 300°C to about 600°C.

47. (Withdrawn) The method of Claim 46 further comprising an optional second annealing step which is performed at a temperature from about 600°C to about 800°C

48. (Withdrawn) The method of Claim 39 comprising forming silicide metal gates by depositing and planarizing a capping bilayer comprising SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>; performing an optional wet etch process to remove SiO<sub>2</sub>; performing a selective RIE process to remove Si<sub>3</sub>N<sub>4</sub> atop the gate; forming a silicide metal on the gate; and performing a salicide process.

49. (Withdrawn) A CMOS structure comprising:

a plurality of polySi gates located atop a surface of a gate dielectric, each of the polySi gates has substantially the same height, regardless of the dimension of the polysilicon gates and silicided contacts located between each polySi gate.

50. (Withdrawn) The CMOS structure of Claim 49 wherein the polySi gates include a dopant selected from the group consisting of As, P, B, Sb, Bi, In, Al, Ga, Tl and mixtures thereof.

51. (Withdrawn) The CMOS structure of Claim 49 wherein the silicide contacts comprise NiSi, CoSi<sub>2</sub> or PtSi.

52. (Withdrawn) The CMOS structure of Claim 49 wherein the silicide contacts are self-aligned with outer edges of a spacer that is located on a sidewall of each polySi gate.